<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>dfeprach: xdfeprach_sinit.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">dfeprach
   </div>
   <div id="projectbrief">Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xdfeprach__sinit_8c.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xdfeprach_sinit.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<div class="textblock"><p>The implementation of the PRACH component's static initialization functionality. </p>
<pre>
MODIFICATION HISTORY:</pre><pre>Ver   Who    Date     Changes
</p>
<hr/>
<p>
1.0   dc     03/08/21 Initial release
      dc     04/06/21 Register with full node name
      dc     04/07/21 Fix bare metal initialisation
      dc     04/21/21 Update due to restructured registers
1.1   dc     06/30/21 Doxygen documentation update
      dc     10/26/21 Make driver R5 compatible
1.2   dc     10/29/21 Update doxygen comments
      dc     11/01/21 Add multi AddCC, RemoveCC and UpdateCC
      dc     11/19/21 Update doxygen documentation
1.4   dc     08/18/22 Update IP version number
1.5   dc     12/14/22 Update multiband register arithmetic
      dc     01/02/23 Multiband registers update
1.6   cog    07/04/23 Add support for SDT
1.7   dc     11/29/23 Add continuous scheduling</pre><pre></pre> </div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac6cd4fe3d2f73741ef2b60712f41c412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#gac6cd4fe3d2f73741ef2b60712f41c412">XDFEPRACH_COMPATIBLE_STRING</a>&#160;&#160;&#160;&quot;xlnx,xdfe-nr-prach-2.0&quot;</td></tr>
<tr class="memdesc:gac6cd4fe3d2f73741ef2b60712f41c412"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt;  <a href="group__dfeprach.html#gac6cd4fe3d2f73741ef2b60712f41c412">More...</a><br/></td></tr>
<tr class="separator:gac6cd4fe3d2f73741ef2b60712f41c412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba166ac0263cefc1a002309b11694b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#gaeba166ac0263cefc1a002309b11694b4">XDFEPRACH_PLATFORM_DEVICE_DIR</a>&#160;&#160;&#160;&quot;/sys/bus/platform/devices/&quot;</td></tr>
<tr class="memdesc:gaeba166ac0263cefc1a002309b11694b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device location in a file system.  <a href="group__dfeprach.html#gaeba166ac0263cefc1a002309b11694b4">More...</a><br/></td></tr>
<tr class="separator:gaeba166ac0263cefc1a002309b11694b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a1228741e9ba9530b5fd4dc49857ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#ga31a1228741e9ba9530b5fd4dc49857ad">XDFEPRACH_COMPATIBLE_PROPERTY</a>&#160;&#160;&#160;&quot;compatible&quot;</td></tr>
<tr class="memdesc:ga31a1228741e9ba9530b5fd4dc49857ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device tree property.  <a href="group__dfeprach.html#ga31a1228741e9ba9530b5fd4dc49857ad">More...</a><br/></td></tr>
<tr class="separator:ga31a1228741e9ba9530b5fd4dc49857ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395a9a9b0eee652c3e980d318107e939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#ga395a9a9b0eee652c3e980d318107e939">XDFEPRACH_BUS_NAME</a>&#160;&#160;&#160;&quot;platform&quot;</td></tr>
<tr class="memdesc:ga395a9a9b0eee652c3e980d318107e939"><td class="mdescLeft">&#160;</td><td class="mdescRight">System bus name.  <a href="group__dfeprach.html#ga395a9a9b0eee652c3e980d318107e939">More...</a><br/></td></tr>
<tr class="separator:ga395a9a9b0eee652c3e980d318107e939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545f3a6a4ba44c0a79076e5c7a22186f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#ga545f3a6a4ba44c0a79076e5c7a22186f">XDFEPRACH_BASEADDR_PROPERTY</a>&#160;&#160;&#160;&quot;reg&quot;</td></tr>
<tr class="memdesc:ga545f3a6a4ba44c0a79076e5c7a22186f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address property.  <a href="group__dfeprach.html#ga545f3a6a4ba44c0a79076e5c7a22186f">More...</a><br/></td></tr>
<tr class="separator:ga545f3a6a4ba44c0a79076e5c7a22186f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3dcc2065c3c918fcb4588612613644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#ga9b3dcc2065c3c918fcb4588612613644">XDFEPRACH_NUM_ANTENNA0_CFG</a>&#160;&#160;&#160;&quot;xlnx,num-antenna0&quot;</td></tr>
<tr class="memdesc:ga9b3dcc2065c3c918fcb4588612613644"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of antenna 1-8.  <a href="group__dfeprach.html#ga9b3dcc2065c3c918fcb4588612613644">More...</a><br/></td></tr>
<tr class="separator:ga9b3dcc2065c3c918fcb4588612613644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782b0459892b29a94846685a71e4d6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#ga782b0459892b29a94846685a71e4d6ac">XDFEPRACH_NUM_ANTENNA1_CFG</a>&#160;&#160;&#160;&quot;xlnx,num-antenna1&quot;</td></tr>
<tr class="memdesc:ga782b0459892b29a94846685a71e4d6ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of antenna 1-8.  <a href="group__dfeprach.html#ga782b0459892b29a94846685a71e4d6ac">More...</a><br/></td></tr>
<tr class="separator:ga782b0459892b29a94846685a71e4d6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e7f506004bee1f7387a81628faf606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#ga87e7f506004bee1f7387a81628faf606">XDFEPRACH_NUM_ANTENNA2_CFG</a>&#160;&#160;&#160;&quot;xlnx,num-antenna2&quot;</td></tr>
<tr class="memdesc:ga87e7f506004bee1f7387a81628faf606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of antenna 1-8.  <a href="group__dfeprach.html#ga87e7f506004bee1f7387a81628faf606">More...</a><br/></td></tr>
<tr class="separator:ga87e7f506004bee1f7387a81628faf606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1443fff7feee340b5a9aa80d75d70283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#ga1443fff7feee340b5a9aa80d75d70283">XDFEPRACH_NUM_CC_PER_ANTENNA0_CFG</a>&#160;&#160;&#160;&quot;xlnx,num-cc-per-antenna0&quot;</td></tr>
<tr class="memdesc:ga1443fff7feee340b5a9aa80d75d70283"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of CC's per antenna 16.  <a href="group__dfeprach.html#ga1443fff7feee340b5a9aa80d75d70283">More...</a><br/></td></tr>
<tr class="separator:ga1443fff7feee340b5a9aa80d75d70283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb99711cc82da9f84c17506e10ea8a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#gacb99711cc82da9f84c17506e10ea8a52">XDFEPRACH_NUM_CC_PER_ANTENNA1_CFG</a>&#160;&#160;&#160;&quot;xlnx,num-cc-per-antenna1&quot;</td></tr>
<tr class="memdesc:gacb99711cc82da9f84c17506e10ea8a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of CC's per antenna 16.  <a href="group__dfeprach.html#gacb99711cc82da9f84c17506e10ea8a52">More...</a><br/></td></tr>
<tr class="separator:gacb99711cc82da9f84c17506e10ea8a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95c4f2d1d09819c463284ddbc0bb0c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#gaf95c4f2d1d09819c463284ddbc0bb0c3">XDFEPRACH_NUM_CC_PER_ANTENNA2_CFG</a>&#160;&#160;&#160;&quot;xlnx,num-cc-per-antenna2&quot;</td></tr>
<tr class="memdesc:gaf95c4f2d1d09819c463284ddbc0bb0c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of CC's per antenna 16.  <a href="group__dfeprach.html#gaf95c4f2d1d09819c463284ddbc0bb0c3">More...</a><br/></td></tr>
<tr class="separator:gaf95c4f2d1d09819c463284ddbc0bb0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca414395849e7a7b815a3752e249bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#ga1ca414395849e7a7b815a3752e249bd6">XDFEPRACH_NUM_SLOT_CHANNELS0_CFG</a>&#160;&#160;&#160;&quot;xlnx,num-slot-channels0&quot;</td></tr>
<tr class="memdesc:ga1ca414395849e7a7b815a3752e249bd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Parallel Data Channels 1-4.  <a href="group__dfeprach.html#ga1ca414395849e7a7b815a3752e249bd6">More...</a><br/></td></tr>
<tr class="separator:ga1ca414395849e7a7b815a3752e249bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373a11bb380968c40c997165e90bf136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#ga373a11bb380968c40c997165e90bf136">XDFEPRACH_NUM_SLOT_CHANNELS1_CFG</a>&#160;&#160;&#160;&quot;xlnx,num-slot-channels1&quot;</td></tr>
<tr class="memdesc:ga373a11bb380968c40c997165e90bf136"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Parallel Data Channels 1-4.  <a href="group__dfeprach.html#ga373a11bb380968c40c997165e90bf136">More...</a><br/></td></tr>
<tr class="separator:ga373a11bb380968c40c997165e90bf136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga277552ce8c5d91ee907eab5754ae7289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#ga277552ce8c5d91ee907eab5754ae7289">XDFEPRACH_NUM_SLOT_CHANNELS2_CFG</a>&#160;&#160;&#160;&quot;xlnx,num-slot-channels2&quot;</td></tr>
<tr class="memdesc:ga277552ce8c5d91ee907eab5754ae7289"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Parallel Data Channels 1-4.  <a href="group__dfeprach.html#ga277552ce8c5d91ee907eab5754ae7289">More...</a><br/></td></tr>
<tr class="separator:ga277552ce8c5d91ee907eab5754ae7289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba76d0aaaadcf27989979fed1d046133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#gaba76d0aaaadcf27989979fed1d046133">XDFEPRACH_NUM_SLOTS0_CFG</a>&#160;&#160;&#160;&quot;xlnx,num-slots0&quot;</td></tr>
<tr class="memdesc:gaba76d0aaaadcf27989979fed1d046133"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Antenna TDM slots, per CC 1-8.  <a href="group__dfeprach.html#gaba76d0aaaadcf27989979fed1d046133">More...</a><br/></td></tr>
<tr class="separator:gaba76d0aaaadcf27989979fed1d046133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118bf4113edbcdb62bed538916d9908a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#ga118bf4113edbcdb62bed538916d9908a">XDFEPRACH_NUM_SLOTS1_CFG</a>&#160;&#160;&#160;&quot;xlnx,num-slots1&quot;</td></tr>
<tr class="memdesc:ga118bf4113edbcdb62bed538916d9908a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Antenna TDM slots, per CC 1-8.  <a href="group__dfeprach.html#ga118bf4113edbcdb62bed538916d9908a">More...</a><br/></td></tr>
<tr class="separator:ga118bf4113edbcdb62bed538916d9908a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b98643e70c5da7f4cce47625811d0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#ga8b98643e70c5da7f4cce47625811d0e6">XDFEPRACH_NUM_SLOTS2_CFG</a>&#160;&#160;&#160;&quot;xlnx,num-slots2&quot;</td></tr>
<tr class="memdesc:ga8b98643e70c5da7f4cce47625811d0e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Antenna TDM slots, per CC 1-8.  <a href="group__dfeprach.html#ga8b98643e70c5da7f4cce47625811d0e6">More...</a><br/></td></tr>
<tr class="separator:ga8b98643e70c5da7f4cce47625811d0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9889c1599bd36fd3c5bdc463f668b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#gab9889c1599bd36fd3c5bdc463f668b37">XDFEPRACH_NUM_RACH_LINES_CFG</a>&#160;&#160;&#160;&quot;xlnx,num-rach-lanes&quot;</td></tr>
<tr class="memdesc:gab9889c1599bd36fd3c5bdc463f668b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of RACH output Lanes 1-2.  <a href="group__dfeprach.html#gab9889c1599bd36fd3c5bdc463f668b37">More...</a><br/></td></tr>
<tr class="separator:gab9889c1599bd36fd3c5bdc463f668b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f048e4fe165c4a050e87b7e1e2d1eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#gae6f048e4fe165c4a050e87b7e1e2d1eb">XDFEPRACH_NUM_RACH_CHANNELS_CFG</a>&#160;&#160;&#160;&quot;xlnx,num-rach-channels&quot;</td></tr>
<tr class="memdesc:gae6f048e4fe165c4a050e87b7e1e2d1eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of RACH Channels channels 1-16.  <a href="group__dfeprach.html#gae6f048e4fe165c4a050e87b7e1e2d1eb">More...</a><br/></td></tr>
<tr class="separator:gae6f048e4fe165c4a050e87b7e1e2d1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee50f81b4ce982c5af21c812cc4bdd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#gadee50f81b4ce982c5af21c812cc4bdd4">XDFEPRACH_HAS_CONTINUOUS_SCHED_CFG</a>&#160;&#160;&#160;&quot;xlnx,is-always-on&quot;</td></tr>
<tr class="memdesc:gadee50f81b4ce982c5af21c812cc4bdd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The continuous scheduling is present.  <a href="group__dfeprach.html#gadee50f81b4ce982c5af21c812cc4bdd4">More...</a><br/></td></tr>
<tr class="separator:gadee50f81b4ce982c5af21c812cc4bdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd80e4c5a1957e69ae6401b2d8549f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#gafd80e4c5a1957e69ae6401b2d8549f39">XDFEPRACH_HAS_AXIS_CTRL_CFG</a>&#160;&#160;&#160;&quot;xlnx,has-axis-ctrl&quot;</td></tr>
<tr class="memdesc:gafd80e4c5a1957e69ae6401b2d8549f39"><td class="mdescLeft">&#160;</td><td class="mdescRight">The AXIS dynamic scheduling control interface is present.  <a href="group__dfeprach.html#gafd80e4c5a1957e69ae6401b2d8549f39">More...</a><br/></td></tr>
<tr class="separator:gafd80e4c5a1957e69ae6401b2d8549f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3ecf220717d4265bb72fe16da5d242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#ga3b3ecf220717d4265bb72fe16da5d242">XDFEPRACH_HAS_IRQ_CFG</a>&#160;&#160;&#160;&quot;xlnx,has-irq&quot;</td></tr>
<tr class="memdesc:ga3b3ecf220717d4265bb72fe16da5d242"><td class="mdescLeft">&#160;</td><td class="mdescRight">The core has an IRQ port enabled.  <a href="group__dfeprach.html#ga3b3ecf220717d4265bb72fe16da5d242">More...</a><br/></td></tr>
<tr class="separator:ga3b3ecf220717d4265bb72fe16da5d242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96bc571ac6bf7334676d142ddfa9a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeprach.html#gad96bc571ac6bf7334676d142ddfa9a05">XDFEPRACH_NUM_BANDS_CFG</a>&#160;&#160;&#160;&quot;xlnx,has-irq&quot;</td></tr>
<tr class="memdesc:gad96bc571ac6bf7334676d142ddfa9a05"><td class="mdescLeft">&#160;</td><td class="mdescRight">The core has an IRQ port enabled.  <a href="group__dfeprach.html#gad96bc571ac6bf7334676d142ddfa9a05">More...</a><br/></td></tr>
<tr class="separator:gad96bc571ac6bf7334676d142ddfa9a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
	<p class="footer">&copy; Copyright 2015-2022 Xilinx, Inc. All Rights Reserved.</p>
	<p class="footer">&copy; Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</p>
</div>
</body>
</html>
